

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: **NAKATA, Shunji et al.**

Group Art Unit: **2816 (expected)**

Serial No.: **10/709,287**

Examiner: **C. F. COX (expected)**

Filed: **April 27, 2004**

P.T.O. Confirmation No.: 3286

For: **ADIABATIC CHARGING REGISTER CIRCUIT**

INFORMATION DISCLOSURE STATEMENT
PURSUANT TO 37 CFR 1.97(b)

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

April 29, 2004

Sir:

The attention of the Patent and Trademark Office is hereby directed to the documents listed on the attached Form PTO-1449. One copy of each of these documents is attached.

No fee or certification is required in connection with this Information Disclosure Statement, since it is being submitted prior to the issuance of a first official action on the merits or expiration of the three month period following the filing date or the entry of the national stage of the above-captioned application.


The above information is presented so that the Patent and Trademark Office can, in the first instance, determine any materiality thereof to the claimed invention. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the documents cited in the attached Form PTO-1449 be made of record therein and appear on the first page of any patent to issue therefrom.

U.S. Patent Application Serial No. 10/709,287
Information Disclosure Statement


The Commissioner is authorized to charge our Deposit Account No. 01-2340 for any fee which is deemed by the Patent and Trademark Office to be required to effect consideration of this statement.

Respectfully submitted,

ARMSTRONG, KRATZ, QUINTOS,
HANSON & BROOKS, LLP


William L. Brooks
Attorney for Applicant
Reg. No. 34,129


WLB/mla
Atty. Docket No. **010704A**
Suite 1000
1725 K Street, N.W.
Washington, D.C. 20006
(202) 659-2930



23850

PATENT TRADEMARK OFFICE

Enclosures: PTO-1449 and references (11)



INFORMATION DISCLOSURE CITATION PTO-1449	Atty. Docket No. 010704A	Serial No. 10/709,287
	Applicant(s): NAKATA, Shunji et al.	
	Filing Date: April 27, 2004	Group Art Unit: 2816

U.S. PATENT DOCUMENTS


Examiner Initial	Document No.	Name	Date	Class	Subclass	Filing Date (If appropriate)
_____	AA					
_____	AB					

FOREIGN PATENT DOCUMENTS

Document No.	Date	Country	Translation (Yes or No)
_____ AC 8-335873	12/17/1996	Japan	Abstract
_____ AD 9-74347	03/18/1997	Japan	Abstract
_____ AE 10-190442	07/21/1998	Japan	Abstract
_____ AF 10-308662	11/17/1998	Japan	Abstract
_____ AG			

OTHER DOCUMENTS

_____	AH	Patterson et al., "Structure and Design of a Computer, by David A. Patterson, and John L. Hennessy, published by NikkeiBP, September 22, 1997, page 677.
_____	AI	Technical Report of Low Power LSI, Nikkei Micro-device, NikkeiBP, 1994, page 90.
_____	AK	"A Low Power Multiplier Using Adiabatic Charging Binary Decision Diagram Circuit", <u>Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials</u> , Tokyo, 1999, pages 444-445.
_____	AJ	Svensson et al., "Low Power Circuit Techniques", <u>Low Power Design Methodologies</u> , Kluwer Academic Publishers, 1996, Chapter 3, pages 37-52.
Examiner _____ Date Considered _____		



INFORMATION DISCLOSURE CITATION PTO-1449	Atty. Docket No. 010704A	Serial No. 10/709,287
	Applicant(s): NAKATA, Shunji et al.	
	Filing Date: April 27, 2004	Group Art Unit: 2816 (expected)

U.S. PATENT DOCUMENTS

Examiner Initial	Document No.	Name	Date	Class	Subclass	Filing Date (If appropriate)
_____	BA					
_____	BB					
_____	BC					
_____	BD					
_____	BE					

FOREIGN PATENT DOCUMENTS

Document No.	Date	Country	Translation (Yes or No)

OTHER DOCUMENTS

_____	BI	Athas, William C., "Energy-Recovery CMOS", Low power Design Methodologies, J. M. Rabaey and M. Pedram (Kluwer Academic Publishers, 1996), Chapter 4, pages 65-72.
_____	BJ	Athas, William C. et al., "A Low-Power Microprocessor Based on Resonant Energy", IEEE Journal of Solid-State Circuits, Vol. 32, No. 11, November 1997, pages 1693-1701.
_____	BK	"Low Power and High Speed LSI Technology", Realize Co., along with partial translation of relevant parts, January 31, 1998.

Examiner	Date Considered
----------	-----------------